1/8

FIG. 1A




FIG. 1B




FIG. 2A

REGISTER GROUP

DES PROCESSING CIRCUIT

DES CALCULATION CORE CIRCUIT

## FIG. 2B

ECC PROCESSING CIRCUIT

REGISTER GROUP

ECC CALCULATION CORE CIRCUIT

FIG. 2C

SHA-1 PROCESSING CIRCUIT

REGISTER GROUP

SHA-1 CALCULATION CORE CIRCUIT


FIG. 2D

REGISTER GROUP


SHA-1
CALCULATION CORE
CIRCUIT

DES
CALCULATION CORE
CIRCUIT

FIG. 3







5/8

